
1 2 3 4 5 6 7	PATRICK LYNCH (S.B. #39749) DARIN W. SNYDER (S.B. #136003) DAVID R. EBERHART (S.B. #195474) RANDALL W. EDWARDS (S.B. #179053) O'MELVENY & MYERS LLP Embarcadero Center West 275 Battery Street San Francisco, California 94111-3305 Telephone: (415) 984-8700 Facsimile: (415) 984-8701 Attorneys for Defendants NDS Group PLC and NDS Americas, Inc.							
8	UNITED STATES DISTRICT COURT							
9	NORTHERN DISTRICT OF CALIFORNIA							
10	SAN FRANCISCO DIVISION							
11	Groupe Canal+ S.A., et al.,	Case No. C02-01178 (VRW)						
12	Plaintiffs,	DECLARATION OF DAVID R. EBERHART IN SUPPORT OF DEFENDANTS' OPPOSITION TO MOTION TO EXPEDITE DISCOVERY						
13 14	v. NDS Group PLC, et al.,							
15	Defendants.	Judge:	Hon. Vaughn R.					
16		S	Walker					
17		Date of Hearing:	April 18, 2002					
18 19 20	I, DAVID R. EBERHART, hereby declare as follows:							
21	1. I am a member in good standing	ng of the Bar of the St	ate of California and					
22	associated with the law firm of O'Melveny & Myers LLP, counsel for NDS Group PLC							
23	and NDS Americas, Inc. ("NDS"). The information set forth in this declaration is based							
24	on my personal knowledge and the opinions stated are my true opinions.							
25	2. I have reviewed the website located at www.actiononecanalplus.com . That							
26	website indicates that it is devoted to this litigation. Attached hereto as Eberhart A is a							
27	true and correct copy of the first page of that website as printed on April 2, 2002.							
28	3. According to records accessible	EBERHART I	ns' website DECLARATION IN SUPPORT N TO EXPEDITE DISCOVERY C02-01178 (VRW)					

28

1	contains over 50 other files. Attached hereto as Eberhart G is a true and correct copy of					
2	the names of files contained in that archive As shown on Eberhart G, the listing indicates					
3	that the files were last modified in 1998. One of the files contained in seca_hack.zip,					
4	entitled "new.htm," indicates that these files, which appear to be the content of a website,					
5	were "put in hibernation" in 1998. "new.htm" also indicates that "People interested in					
6	'fooling' SECA can get some answers" in one of the other files in the archive. A true and					
7	correct copy of "new.htm" is attached as Eberhart H.					
8	10. Attached hereto as Eberhart I is a true and correct copy of a March 28, 2002					
9	article from The Recorder entitled "The Case For Litigation," stating: "Last fall, the Paris					
10	based Groupe Canal+ tapped Wilson [Sonsini, Goodrich & Rosati] to prepare a lawsuit					
11	against News Corp.'s NDS Group Plc."					
12						
13	I declare under penalty of perjury under the laws of The United States of					
14	America that the foregoing is true and correct and that this declaration was executed on					
15	April 2, 2002, at San Francisco, California.					
16						
17						
18	s/ David R. Eberhart					
19	DAVID R. EBERHART					
20	SF1:463294.1					
21						
22						
23						
24						
25						
26						
27						
28						



Welcome

This is the Web site for CANAL+ Group, CANAL+ TECHNOLOGIES S.A. and CANAL+ TECHNOLOGIES Inc. lawsuit against NDS. This site contains the latest publicly available documents relating to the case, include the following:

- Press Releases available in eight languages
- Company Statement
- Copy of Lawsuit
- Media Relations Contacts

This site will be updated to provide the news media and general public with the latest available informati regarding the lawsuit. If you are a member of the news media and have a question, please call one of th media relations contacts or submit your guestion online and someone will respond to your inquiry.

Adobe® Acrobat® Reader® is free software that lets you view and print Adobe Portable Document Format (PDF) files. By downloading software from the Adobe Web site you agree to the terms of our license agreement.

©2002 PIER System, Inc. All rights reserved.





HOME

FIND A DOMAIN NAME

BUILD YOUR WEB SITE

ADD **OPTIONS** LEARN

MANAGE ACCOUNT RENEW SERVICES

VIEW Q WHOIS

You are Here: WHQIS -> Search Results

WHOIS

Search Results

The data in Register.com's WHOIS database is provided to you by Register.com for information purposes only, that is, to assist you in obtaining information about or related to a domain name registration record. Register.com makes this information available "as is," and does not guarantee its accuracy. By submitting a WHOIS query, you agree that you will use this data only for lawful purposes and that, under no circumstances will you use this data to: (1) allow, enable, or otherwise support the transmission of mass unsolicited, commercial advertising or solicitations via direct mail, electronic mail, or by telephone; or (2) enable high volume, automated, electronic processes that apply to Register.com (or its systems). The compilation, repackaging, dissemination or other use of this data is expressly prohibited without the prior written consent of Register.com. Register.com reserves the right to modify these terms at any time. By submitting this query, you agree to abide by these terms.

You may be able to buy this domain name through http://www.afternic.com/offer

Organization:

Baron & Company Gerald Baron 1319 Cornwall Ave., Suite 200

Bellingham, WA, WA 98225

Phone: 360-671-8708 Fax..: 360-647-5351

Email: info@piersystem.com

Registrar Name....: Register.com Registrar Whois...: whois.register.com Registrar Homepage: http://www.register.com

Domain Name: ACTIONONECANALPLUS.COM

Created on..... Tue, Feb 19, 2002 Expires on..... Wed, Feb 19, 2003 Record last updated on ..: Tue, Mar 26, 2002

Administrative Contact:

Baron & Company Marc Mullen 1319 Cornwall Ave., Suite 200 Bellingham, WA 98225

US Phone: 260-671-8708 Fax..: 360-647-5351

Email: mmullen@piersystem.com

Technical Contact, Zone Contact:

Register.Com Domain Registrar

575 8th Avenue - 11th Floor

New York, NY 10018

Phone: 902-749-2701

Fax..: 902-749-5429

Email: domain-registrar@register.com

Domain servers in listed order:

FAQs

- What is a Handle? What a Handle record?
- What is a Host? What is host record?
- * The domain name I wan has expired according to the WHOIS record. Why can't I register that nam

Sell your products online

Transfer Your Domain TODA

Register Domain Names 1 YEAR FREE included in a 3 year registration

DNS9.REGISTER.COM DNS10.REGISTER.COM 216.21.234.75 209.67.50.232

Register your domain name at http://www.register.com

You may be able to buy this domain name through http://www.afternic.com/offer

The previous information has been obtained either directly from the registrant or a registrar of the domain name other than Network Solutions. Network Solutions, therefore, does not guarantee its accuracy or completeness.

search Our WHOIS Records e.g. netsol.com GO Search WHOIS by: Domain name NIC handle Name IP address Nameserver All Learn More about using WHOIS

😦 Get the Name You Want

Is the name you want already registered? Check to see if it's for sale on our GreatDomains.com listing of names for resale. Click here to view the catalog.

Get Listed in Top Search Engines

Make sure all your key Web pages can be found on popular search sites.

More Ways to use our Site

- Brainstorm a name <u>using</u> <u>keywords</u>
- Get Noticed with <u>Personalized</u> <u>E-Mail</u>. Use e-mail that matches your domain name.
- <u>■ Transfer your Domain Name</u> <u>registration</u> to VeriSign .





Search the Web with Dogpile

Yellow Pages-Find a business FAST



Enhance your Web site with these easy to use tools.

SuperStats | Guest Book | Board Server | EZ Polls | Counter

NOTICE: The Data in VeriSigns' WHOIS database is provided by VeriSign for information purposes only, and to assist persons in obtaining information about or related to a domain name registration record. VeriSign does not guarantee its accuracy. Additionally, the data may not reflect updates to billing contact information. By submitting a WHOIS query, you agree to use this Data only for lawful purposes and that under no circumstances will you use this Data to: (1) allow, enable, or otherwise support the transmission of mass unsolicited, commercial advertising or solicitations via e-mail, telephone, or facsimile; or (2) enable high volume, automated, electronic processes that apply to VeriSign (or its computer systems). The compilation, repackaging, dissemination or other use of this Data is expressly prohibited without the prior written consent of VeriSign. VeriSign reserves the right to terminate your access to the VeriSign WHOIS database in its sole discretion, including without limitation, for excessive querying of the WHOIS database or for failure to otherwise abile by this policy. VeriSign reserves the right to modify these terms at any time. By submitting this query, you agree to abide by this policy.


Back to Top

About Us

Partnerships

Contact Us

Site Map



Review our <u>Privacy Policy</u>, <u>Service Agreement</u>, <u>Legal Notice</u> and <u>Disclaimer</u>.

© Copyright 2002 VeriSign, Inc. All rights reserved.



Baron & Company

- Founded in 1982
- Headquartered in Bellingham, WA north of Seattle
- Currently employs 12
- Provide wide range of marketing, public relations and communication services
- Technology leadership enables us to serve clients around the nation and world
- We're committed to changing how people communicate:
 - o By focusing on the right few
 - By setting goals of developing the right high value relationships
 - o By enabling communicators to use technology to communicate
- Currently we serve global giants, other communication firms, and our favorite clients close to home

State of California



SECRETARY OF STATE

I, BILL JONES, Secretary of State of the State of California, hereby certify:

That the attached transcript of _____ page(s) was prepared by and in this office from the record on file, of which it purports to be a copy, and that it is full, true and correct.

THE CONTROLL OF THE CONTROL OF THE C

IN WITNESS WHEREOF. Lexecute this reminists and affix the Great Seal of the State of California this day of

MAR 1 5 2002

Secretary of State

2205405

FILED be to desire of their

DEC 1 5 1999

ARTICLES OF INCORPORATION OF CANAL+ U.S. TECHNOLOGIES, INC.



The undersigned Incorporator hereby executes and acknowledges the following Articles of Incorporation for the purpose of forming a corporation under the General Corporation Law of the State of California:

I. The name of this corporation is:

Canal+ U.S. Technologies, Inc.

- II. The purpose of this corporation is to engage in any lawful act or activity for which a corporation may be organized under the General Corporation Law of California other than the banking business, the trust company business or the practice of a profession permitted to be incorporated by the California Corporations Code.
- III. The name and address in the State of California of this corporation's initial agent for service of process, in accordance with subdivision (b) of section 1502 of the General Corporation Law, is:

Jean-Marc Racine 20230 Stevens Creek Boulevard Cupertino, California 95014

- IV. This corporation is authorized to issue only one class of shares of stock, which shares shall be designated "Common Stock"; and the total number of shares which this corporation is authorized to issue is five million (5,000,000).
- V. The liability of the directors of this corporation for monetary damages shall be eliminated to the fullest extent permissible under California law.
- VI. This corporation is authorized to provide indemnification of its agents (as such term is defined in section 317 of the California Corporation Code), through hylaw provisions, agreements with agents, vote of shareholders or disinterested directors, or otherwise, to the fullest extent permissible under California law.

Dated: December 14, 1999

Rick J. George, Incorporator

ANTICLERCI

.15

<u>بر</u>

CANAL+ U.S. MANUFACTOR CHIEF FINANCIAL OFFICER

December 20, 1999

Secretary of State
State of California
1500 Eleventh Street, Third Floor
Secremento, California 95814-5701

Ladies and Gentlemen:

TO THE PERSON OF STREET, THE PERSON OF THE P

Canal+ (U.S.), a California corporation, does not object to the use of the name "Canai+ U.S. Technologies, Inc." by Rick J. George, the incorporation of the proposed corporation, in connection with the formation of a new California corporation using that name. We hereby request that the Secretary of State, State of California, declare no conflict with "Canal+ (U.S.)" arising from the incorporator's use of that name.

Very truly yours,

CANAL+ (U.S.)

- PEN SVA

CTLAGI IMALYI BOJ N. CANON DENG. BUTTE 228, BEVIEW HILL, CAUPOWER 90210

TOTAL P.82

icto

50570204

2205405

FILED NO in the Office of the Secretary of State of the State of California

SEP 1 4 20

Bill)

CERTIFICATE OF AMENDMENT
OF
OF
CANAL + U.S. TECHNOLOGIES, INC.

The undersigned certify that:

- 1. They are the President and Secretary, respectively, of Canal + U.S. Technologies, Inc., a California corporation.
- 2. Article I of the articles of incorporation of the corporation is amended to read as follows: "The name of this corporation is Canal + Technologies, Inc."
- 3. The amendment herein set forth has been duly approved by the Board of Directors of the corporation.
- 4. The amendment to the Articles of Incorporation set forth above has been duly approved by the required vote of the shareholders of the corporation in accordance with Section 902 of the California Corporations Code. The corporation has one class of stock, and the total number of outstanding shares of the corporation is 5,000,000 shares of Common Stock. The number of shares voting in favor of the amendment to the Articles of Incorporation set forth above equaled or exceeded the vote required. The percentage vote required was more than fifty percent (50%) of the outstanding shares of Common Stock.

The undersigned declare under penalty of perjury under the laws of the State of California that they have read the foregoing certificate and know the contents thereof and that the same is true of their own knowledge.

Executed at Cupertino, California on August 30 , 2001.

Jean-Marc Racine, President

Robert J. Kearns, III, Secretary

SEC

SANJOSE 19255vI

Design Principles for Tamper-Resistant Smartcard Processors

Oliver Kömmerling

Advanced Digital
Security Research
Mühlstraße 7
66484 Riedelberg
Germany
ok@adsr.de

Markus G. Kuhn

University of Cambridge Computer Laboratory Pembroke Street Cambridge CB2 3QG United Kingdom mgk25@cl.cam.ac.uk

Abstract

We describe techniques for extracting protected software and data from smartcard processors. This includes manual microprobing, laser cutting, focused ion-beam manipulation, glitch attacks, and power analysis. Many of these methods have already been used to compromise widely-fielded conditional-access systems, and current smartcards offer little protection against them. We give examples of low-cost protection concepts that make such attacks considerably more difficult.

1 Introduction

Smartcard piracy has become a common occurrence. Since around 1994, almost every type of smartcard processor used in European, and later also American and Asian, pay-TV conditional-access systems has been successfully reverse engineered. Compromised secrets have been sold in the form of illicit clone cards that decrypt TV channels without revenue for the broadcaster. The industry has had to update the security processor technology several times already and the race is far from over.

Smartcards promise numerous security benefits. They can participate in cryptographic protocols, and unlike magnetic stripe cards, the stored data can be protected against unauthorized access. However, the strength of this protection seems to be frequently overestimated.

In Section 2, we give a brief overview on the most important hardware techniques for breaking into smartcards. We aim to help software engineers without a background in modern VLSI test techniques in getting a realistic impression of how physical tampering works and what it costs. Based on our observations of what makes these attacks particularly easy, in Section 3 we discuss various ideas

Proceedings of the USENIX Workshop on Smartcard Technology (Smartcard '99), Chicago, Illinois, USA, May 10-11, 1999, USENIX Association, pp. 9-20, ISBN 1-880446-34-0.

for countermeasures. Some of these we believe to be new, while others have already been implemented in products but are either not widely used or have design flaws that have allowed us to circumvent them.

2 Tampering Techniques

We can distinguish four major attack categories:

- Microprobing techniques can be used to access the chip surface directly, thus we can observe, manipulate, and interfere with the integrated circuit.
- Software attacks use the normal communication interface of the processor and exploit security vulnerabilities found in the protocols, cryptographic algorithms, or their implementation.
- Eavesdropping techniques monitor, with high time resolution, the analog characteristics of all supply and interface connections and any other electromagnetic radiation produced by the processor during normal operation.
- Fault generation techniques use abnormal environmental conditions to generate malfunctions in the processor that provide additional access.

All microprobing techniques are *invasive attacks*. They require hours or weeks in a specialized laboratory and in the process they destroy the packaging. The other three are *non-invasive attacks*. After we have prepared such an attack for a specific processor type and software version, we can usually reproduce it within seconds on another card of the same type. The attacked card is not physically harmed and the equipment used in the attack can usually be disguised as a normal smartcard reader.

Non-invasive attacks are particularly dangerous in some applications for two reasons. Firstly, the

owner of the compromised card might not notice that the secret keys have been stolen, therefore it is unlikely that the validity of the compromised keys will be revoked before they are abused. Secondly, non-invasive attacks often scale well, as the necessary equipment (e.g., a small DSP board with special software) can usually be reproduced and updated at low cost.

The design of most non-invasive attacks requires detailed knowledge of both the processor and software. On the other hand, invasive microprobing attacks require very little initial knowledge and usually work with a similar set of techniques on a wide range of products. Attacks therefore often start with invasive reverse engineering, the results of which then help to develop cheaper and faster non-invasive attacks. We have seen this pattern numerous times on the conditional-access piracy market.

Non-invasive attacks are of particular concern in applications where the security processor is primarily required to provide tamper evidence, while invasive attacks violate the tamper-resistance characteristics of a card [1]. Tamper evidence is of primary concern in applications such as banking and digital signatures, where the validity of keys can easily be revoked and where the owner of the card has already all the access that the keys provide anyway. Tamper resistance is of importance in applications such as copyright enforcement, intellectual property protection, and some electronic cash schemes, where the security of an entire system collapses as soon as a few cards are compromised.

To understand better which countermeasures are of practical value, we first of all have to understand the techniques that pirates have used so far to break practically all major smartcard processors on the market. In the next section, we give a short guided tour through a typical laboratory of a smartcard pirate.

2.1 Invasive Attacks

2.1.1 Depackaging of Smartcards

Invasive attacks start with the removal of the chip package. We heat the card plastic until it becomes flexible. This softens the glue and the chip module can then be removed easily by bending the card. We cover the chip module with 20–50 ml of fuming nitric acid heated to around 60 °C and wait for the black epoxy resin that encapsulates the silicon die to completely dissolve (Fig. 1). The procedure should preferably be carried out under very dry conditions, as the presence of water could corrode exposed aluminium interconnects. The chip is then washed with



Figure 1: Hot fuming nitric acid (> 98% HNO₃) dissolves the package without affecting the chip.





Figure 2: The depackaged smartcard processor is glued into a test package, whose pins are then connected to the contact pads of the chip with fine aluminium wires in a manual bonding machine.

acetone in an ultrasonic bath, followed optionally by a short bath in deionized water and isopropanol. We remove the remaining bonding wires with tweezers, glue the die into a test package, and bond its pads manually to the pins (Fig. 2). Detailed descriptions of these and other preparation techniques are given in [2, 3].

2.1.2 Layout Reconstruction

The next step in an invasive attack on a new processor is to create a map of it. We use an optical microscope with a CCD camera to produce several meter large mosaics of high-resolution photographs of the chip surface. Basic architectural structures, such as data and address bus lines, can be identified quite quickly by studying connectivity patterns






Figure 3: Left: CMOS AND gate imaged by a confocal microscope. Right: same gate after removal of metal layer (HF wet etching). Polysilicon interconnects and diffusion areas are now fully visible.

and by tracing metal lines that cross clearly visible module boundaries (ROM, RAM, EEPROM, ALU, instruction decoder, etc.). All processing modules are usually connected to the main bus via easily recognizable latches and bus drivers. The attacker obviously has to be well familiar with CMOS VLSI design techniques and microcontroller architectures, but the necessary knowledge is easily available from numerous textbooks [4, 5, 6, 7].

Photographs of the chip surface show the top metal layer, which is not transparent and therefore obscures the view on many structures below. Unless the oxide layers have been planarized, lower layers can still be recognized through the height variations that they cause in the covering layers. Deeper layers can only be recognized in a second series of photographs after the metal layers have been stripped off, which we achieve by submerging the chip for a few seconds in hydrofluoric acid (HF) in an ultrasonic bath [2]. HF quickly dissolves the silicon oxide around the metal tracks and detaches them from the chip surface. HF is an extremely dangerous substance and safety precautions have to be followed carefully when handling it.

Figure 3 demonstrates an optical layout reconstruction of a NAND gate followed by an inverter. These images were taken with a confocal microscope (Zeiss Axiotron-2 CSM), which assigns different colors to different focal planes (e.g., metal=blue, polysilicon=green) and thus preserves depth information [8]. Multilayer images like those shown in Fig. 3 can be read with some experience almost as easily as circuit diagrams. These photographs help us in understanding those parts of the circuitry that are relevant for the planned attack.

If the processor has a commonly accessible standard architecture, then we have to reconstruct the




Figure 4: The vias in this structure found in a ST16F48A form a permutation matrix between the memory readout column lines and the 16:1 demultiplexer. The applied mapping remains clearly visible.

layout only until we have identified those bus lines and functional modules that we have to manipulate to access all memory values. More recently, designers of conditional-access smartcards have started to add proprietary cryptographic hardware functions that forced the attackers to reconstruct more complex circuitry involving several thousand transistors before the system was fully compromised. However, the use of standard-cell ASIC designs allows us to easily identify logic gates from their diffusion area layout, which makes the task significantly easier than the reconstruction of a transistor-level netlist.

Some manufacturers use non-standard instruction sets and bus-scrambling techniques in their security processors. In this case, the entire path from the EEPROM memory cells to the instruction decoder and ALU has to be examined carefully before a successful disassembly of extracted machine code becomes possible. However, the attempts of bus scrambling that we encountered so far in smartcard processors were mostly only simple permutations of lines that can be spotted easily (Fig. 4).

Any good microscope can be used in optical VLSI layout reconstruction, but confocal microscopes have a number of properties that make them particularly suited for this task. While normal microscopes produce a blurred image of any plane that is out of focus, in confocal scanning optical microscopes, everything outside the focal plane just becomes dark [8]. Confocal microscopes also provide better resolution and contrast. A chromatic lens in the system can make the location of the focal plane wavelength dependent, such that under white light different layers




Figure 5: The data of this NOR ROM becomes clearly visible when the covering metal and polysilicon access lines plus the surrounding field oxide have been removed (HF wet etching). The image shows 16×10 bits in an ST16xyz. Every bit is represented by either a present or missing diffusion layer connection.

of the chip will appear simultaneously, but in different colors.

Automatic layout reconstruction has been demonstrated with scanning electron microscopy [9]. We consider confocal microscopy to be an attractive alternative, because we do not need a vacuum environment, the depth information is preserved, and the option of oil immersion allows the hiding of unevenly removed oxide layers. With UV microscopy, even chip structures down to $0.1~\mu m$ can be resolved.

With semiautomatic image-processing methods, significant portions of a processor can be reverse engineered within a few days. The resulting polygon data can then be used to automatically generate transistor and gate-level netlists for circuit simulations.

Optical reconstruction techniques can also be used to read ROM directly. The ROM bit pattern is stored in the diffusion layer, which leaves hardly any optical indication of the data on the chip surface. We have to remove all covering layers using HF wet etching, after which we can easily recognize the rims of the diffusion regions that reveal the stored bit pattern (Fig. 5).

Some ROM technologies store bits not in the shape of the active area but by modifying transistor threshold voltages. In this case, additional dopant-selective staining techniques have to be applied to make the bits visible (Fig. 6). Together with an understanding of the (sometimes slightly scrambled, see Fig. 4) memory-cell addressing, we obtain disassembler listings of the entire ROM content. Again, automated processing techniques can be used to extract the data from photos, but we also know cases




Figure 6: The implant-mask layout of a NAND ROM can be made visible by a dopant-selective crystallographic etch (Dash etchand [2]). This image shows 16 × 14 bits plus parts of the row selector of a ROM found on an MC68HC05SC2x CPU. The threshold voltage of 0-bit p-channel transistors (stained dark here) was brought below 0 V through ion implantation.

where an enthusiastic smartcard hacker has reconstructed several kilobytes of ROM manually.

While the ROM usually does not contain any cryptographic key material, it does often contain enough I/O, access control, and cryptographic routines to be of use in the design of a non-invasive attack.

2.1.3 Manual Microprobing

The most important tool for invasive attacks is a microprobing workstation. Its major component is a special optical microscope (e.g., Mitutoyo FS-60) with a working distance of at least 8 mm between the chip surface and the objective lens. On a stable platform around a socket for the test package, we install several micropositioners (e.g., from Karl Suss, Micromanipulator, or Wentworth Labs), which allow us to move a probe arm with submicrometer precision over a chip surface. On this arm, we install a "cat whisker" probe (e.g., Picoprobe T-4-10). This is a metal shaft that holds a 10 μ m diameter and 5 mm long tungsten-hair, which has been sharpened at the end into a $< 0.1 \mu m$ tip. These elastic probe hairs allow us to establish electrical contact with onchip bus lines without damaging them. We connect them via an amplifier to a digital signal processor card that records or overrides processor signals and also provides the power, clock, reset, and I/O signals needed to operate the processor via the pins of the test package.

On the depackaged chip, the top-layer aluminium interconnect lines are still covered by a passivation




Figure 7: This image shows 9 horizontal bus lines on a depackaged smartcard processor. A UV laser (355 nm, 5 ns) was used to remove small patches of the passivation layer over the eight data-bus lines to provide for microprobing access.

layer (usually silicon oxide or nitride), which protects the chip from the environment and ion migration. On top of this, we might also find a polyimide layer that was not entirely removed by HNO₃ but which can be dissolved with ethylendiamine. We have to remove the passivation layer before the probes can establish contact. The most convenient depassivation technique is the use of a laser cutter (e.g., from New Wave Research).

The UV or green laser is mounted on the camera port of the microscope and fires laser pulses through the microscope onto rectangular areas of the chip with micrometer precision. Carefully dosed laser flashes remove patches of the passivation layer. The resulting hole in the passivation layer can be made so small that only a single bus line is exposed (Fig. 7). This prevents accidental contacts with neighbouring lines and the hole also stabilizes the position of the probe and makes it less sensitive to vibrations and temperature changes.

Complete microprobing workstations cost tens of thousands of dollars, with the more luxurious versions reaching over a hundred thousand US\$. The cost of a new laser cutter is roughly in the same region.

Low-budget attackers are likely to get a cheaper solution on the second-hand market for semiconductor test equipment. With patience and skill it should not be too difficult to assemble all the required tools for even under ten thousand US\$ by buying a second-hand microscope and using self-designed micropositioners. The laser is not essential for first results, because vibrations in the probing needle can also be used to break holes into the passivation.

2.1.4 Memory Read-out Techniques

It is usually not practical to read the information stored on a security processor directly out of each single memory cell, except for ROM. The stored data has to be accessed via the memory bus where all data is available at a single location. Microprobing is used to observe the entire bus and record the values in memory as they are accessed.

It is difficult to observe all (usually over 20) data and address bus lines at the same time. Various techniques can be used to get around this problem. For instance we can repeat the same transaction many times and use only two to four probes to observe various subsets of the bus lines. As long as the processor performs the same sequence of memory accesses each time, we can combine the recorded bus subset signals into a complete bus trace. Overlapping bus lines in the various recordings help us to synchronize them before they are combined.

In applications such as pay-TV, attackers can easily replay some authentic protocol exchange with the card during a microprobing examination. These applications cannot implement strong replay protections in their protocols, because the transaction counters required to do this would cause an NVRAM write access per transaction. Some conditionalaccess cards have to perform over a thousand protocol exchanges per hour and EEPROM technology allows only 104-106 write cycles during the lifetime of a storage cell. An NVRAM transaction counter would damage the memory cells, and a RAM counter can be reset by the attacker easily by removing power. Newer memory technologies such as FERAM allow over 109 write cycles, which should solve this problem.

Just replaying transactions might not suffice to make the processor access all critical memory locations. For instance, some banking cards read critical keys from memory only after authenticating that they are indeed talking to an ATM. Pay-TV card designers have started to implement many different encryption keys and variations of encryption algorithms in every card, and they switch between these every few weeks. The memory locations of algorithm and key variations are not accessed by the processor before these variations have been activated by a signed message from the broadcaster, so that passive monitoring of bus lines will not reveal these secrets to an attacker early.

Sometimes, hostile bus observers are lucky and encounter a card where the programmer believed that by calculating and verifying some memory checksum after every reset the tamper-resistance could somehow be increased. This gives the attacker of course easy immediate access to all memory locations on the bus and simplifies completing the read-out operation considerably. Surprisingly, such memory integrity checks were even suggested in the smartcard security literature [10], in order to defeat a proposed memory rewrite attack technique [11]. This demonstrates the importance of training the designers of security processors and applications in performing a wide range of attacks before they start to design countermeasures. Otherwise, measures against one attack can far too easily backfire and simplify other approaches in unexpected ways.

In order to read out all memory cells without the help of the card software, we have to abuse a CPU component as an address counter to access all memory cells for us. The program counter is already incremented automatically during every instruction cycle and used to read the next address, which makes it perfectly suited to serve us as an address sequence generator [12]. We only have to prevent the processor from executing jump, call, or return instructions, which would disturb the program counter in its normal read sequence. Tiny modifications of the instruction decoder or program counter circuit, which can easily be performed by opening the right metal interconnect with a laser, often have the desired effect.

2.1.5 Particle Beam Techniques

Most currently available smartcard processors have feature sizes of 0.5–1 μm and only two metal layers. These can be reverse-engineered and observed with the manual and optical techniques described in the previous sections. For future card generations with more metal layers and features below the wavelength of visible light, more expensive tools additionally might have to be used.

A focused ion beam (FIB) workstation consists of a vacuum chamber with a particle gun, comparable to a scanning electron microscope (SEM). Gallium ions are accelerated and focused from a liquid metal cathode with 30 kV into a beam of down to 5–10 nm diameter, with beam currents ranging from 1 pA to 10 nA. FIBs can image samples from secondary particles similar to a SEM with down to 5 nm resolution. By increasing the beam current, chip material can be removed with the same resolution at a rate of around 0.25 μ m³ nA⁻¹ s⁻¹ [13]. Better etch rates can be achieved by injecting a gas like iodine via a needle that is brought to within a few hundred micrometers from the beam target. Gas molecules settle down on the chip surface and react with removed material to

form a volatile compound that can be pumped away and is not redeposited. Using this gas-assisted etch technique, holes that are up to 12 times deeper than wide can be created at arbitrary angles to get access to deep metal layers without damaging nearby structures. By injecting a platinum-based organometallic gas that is broken down on the chip surface by the ion beam, platinum can be deposited to establish new contacts. With other gas chemistries, even insulators can be deposited to establish surface contacts to deep metal without contacting any covering layers.

Using laser interferometer stages, a FIB operator can navigate blindly on a chip surface with 0.15 μ m precision, even if the chip has been planarized and has no recognizable surface structures. Chips can also be polished from the back side down to a thickness of just a few tens of micrometers. Using laser-interferometer navigation or infrared laser imaging, it is then possible to locate individual transistors and contact them through the silicon substrate by FIB editing a suitable hole. This rear-access technique has probably not yet been used by pirates so far, but the technique is about to become much more commonly available and therefore has to be taken into account by designers of new security chips.

FIBs are used by attackers today primarily to simplify manual probing of deep metal and polysilicon lines. A hole is drilled to the signal line of interest, filled with platinum to bring the signal to the surface, where a several micrometer large probing pad or cross is created to allow easy access (Fig. 11). Modern FIB workstations (for example the FIB 200xP from FEI) cost less than half a million US\$ and are available in over hundred organizations. Processing time can be rented from numerous companies all over the world for a few hundred dollars per hour.

Another useful particle beam tool are electronbeam testers (EBT) [14]. These are SEMs with a voltage-contrast function. Typical acceleration voltages and beam currents for the primary electrons are 2.5 kV and 5 nA. The number and energy of secondary electrons are an indication of the local electric field on the chip surface and signal lines can be observed with submicrometer resolution. The signal generated during e-beam testing is essentially the low-pass filtered product of the beam current multiplied with a function of the signal voltage, plus noise. EBTs can measure waveforms with a bandwidth of several gigahertz, but only with periodic signals where stroboscopic techniques and periodic averaging can be used. If we use real-time voltagecontrast mode, where the beam is continuously directed to a single spot and the blurred and noisy stream of secondary electrons is recorded, then the signal bandwidth is limited to a few megahertz [14]. While such a bandwidth might just be sufficient for observing a single signal line in a 3.5 MHz smartcard, it is too low to observe an entire bus with a sample frequency of several megahertz for each line.

EBTs are very convenient attack tools if the clock frequency of the observed processor can be reduced below 100 kHz to allow real-time recording of all bus lines or if the processor can be forced to generate periodic signals by continuously repeating the same transaction during the measurement.

2.2 Non-invasive Attacks

A processor is essentially a set of a few hundred flipflops (registers, latches, and SRAM cells) that define its current state, plus combinatorial logic that calculates from the current state the next state during every clock cycle. Many analog effects in such a system can be used in non-invasive attacks. Some examples are:

- Every transistor and interconnection have a capacitance and resistance that, together with factors such as the temperature and supply voltage, determine the signal propagation delays. Due to production process fluctuations, these values can vary significantly within a single chip and between chips of the same type.
- A flipflop samples its input during a short time interval and compares it with a threshold voltage derived from its power supply voltage. The time of this sampling interval is fixed relative to the clock edge, but can vary between individual flipflops.
- The flipflops can accept the correct new state only after the outputs of the combinatorial logic have stabilized on the prior state.
- During every change in a CMOS gate, both the p- and n-transistors are open for a short time, creating a brief short circuit of the power supply lines [15]. Without a change, the supply current remains extremely small.
- Power supply current is also needed to charge or discharge the load capacitances when an output changes.
- A normal flipflop consists of two inverters and two transmission gates (8 transistors). SRAM cells use only two inverters and two transistors

to ground one of the outputs during a write operation. This saves some space but causes a significant short-circuit during every change of a bit.

There are numerous other effects. During careful security reviews of processor designs it is often necessary to perform detailed analog simulations and tests and it is not sufficient to just study a digital abstraction.

Smartcard processors are particularly vulnerable to non-invasive attacks, because the attacker has full control over the power and clock supply lines. Larger security modules can be equipped with backup batteries, electromagnetic shielding, low-pass filters, and autonomous clock signal generators to reduce many of the risks to which smartcard processors are particularly exposed.

2.2.1 Glitch Attacks

In a glitch attack, we deliberately generate a malfunction that causes one or more flipflops to adopt the wrong state. The aim is usually to replace a single critical machine instruction with an almost arbitrary other one. Glitches can also aim to corrupt data values as they are transferred between registers and memory. Of the many fault-induction attack techniques on smartcards that have been discussed in the recent literature [11, 12, 16, 17, 18], it has been our experience that glitch attacks are the ones most useful in practical attacks.

We are currently aware of three techniques for creating fairly reliable malfunctions that affect only a very small number of machine cycles in smartcard processors: clock signal transients, power supply transients, and external electrical field transients.

Particularly interesting instructions that an attacker might want to replace with glitches are conditional jumps or the test instructions preceding them. They create a window of vulnerability in the processing stages of many security applications that often allows us to bypass sophisticated cryptographic barriers by simply preventing the execution of the code that detects that an authentication attempt was unsuccessful. Instruction glitches can also be used to extend the runtime of loops, for instance in serial port output routines to see more of the memory after the output buffer [12], or also to reduce the runtime of loops, for instance to transform an iterated cipher function into an easy to break single-round variant [11].

Clock-signal glitches are currently the simplest and most practical ones. They temporarily increase the clock frequency for one or more half cycles, such that some flipflops sample their input before the new state has reached them. Although many manufacturers claim to implement high-frequency detectors in their clock-signal processing logic, these circuits are often only simple-minded filters that do not detect single too short half-cycles. They can be circumvented by carefully selecting the duty cycles of the clock signal during the glitch.

In some designs, a clock-frequency sensor that is perfectly secure under normal operating voltage ignores clock glitches if they coincide with a carefully designed power fluctuation. We have identified clock and power waveform combinations for some widely used processors that reliably increment the program counter by one without altering any other processor state. An arbitrary subsequence of the instructions found in the card can be executed by the attacker this way, which leaves very little opportunity for the program designer to implement effective countermeasures in software alone.

Power fluctuations can shift the threshold voltages of gate inputs and anti-tampering sensors relative to the unchanged potential of connected capacitances, especially if this occurs close to the sampling time of the flipflops. Smartcard chips do not provide much space for large buffer capacitors, and voltage threshold sensors often do not react to very fast transients.

In a potential alternative glitch technique that we have yet to explore fully, we place two metal needles on the card surface, only a few hundred micrometers away from the processor. We then apply spikes of a few hundred volts for less than a microsecond on these needles to generate electrical fields in the silicon substrate of sufficient strength to temporarily shift the threshold voltages of nearby transistors.

2.2.2 Current Analysis

Using a $10-15~\Omega$ resistor in the power supply, we can measure with an analog/digital converter the fluctuations in the current consumed by the card. Preferably, the recording should be made with at least 12-bit resolution and the sampling frequency should be an integer multiple of the card clock frequency.

Drivers on the address and data bus often consist of up to a dozen parallel inverters per bit, each driving a large capacitive load. They cause a significant power-supply short circuit during any transition. Changing a single bus line from 0 to 1 or vice versa can contribute in the order of 0.5–1 mA to the total current at the right time after the clock edge, such that a 12-bit ADC is sufficient to estimate the number of bus bits that change at a time. SRAM write operations often generate the strongest

signals. By averaging the current measurements of many repeated identical transactions, we can even identify smaller signals that are not transmitted over the bus. Signals such as carry bit states are of special interest, because many cryptographic key scheduling algorithms use shift operations that single out individual key bits in the carry flag. Even if the status-bit changes cannot be measured directly, they often cause changes in the instruction sequencer or microcode execution, which then cause a clear change in the power consumption.

The various instructions cause different levels of activity in the instruction decoder and arithmetic units and can often be quite clearly distinguished, such that parts of algorithms can be reconstructed. Various units of the processor have their switching transients at different times relative to the clock edges and can be separated in high-frequency measurements.

3 Countermeasures

3.1 Randomized Clock Signal

Many non-invasive techniques require the attacker to predict the time at which a certain instruction is executed. A strictly deterministic processor that executes the same instruction c clock cycles after each reset—if provided with the same input at every cycle—makes this easy. Predictable processor behaviour also simplifies the use of protocol reaction times as a covert channel.

The obvious countermeasure is to insert randomtime delays between any observable reaction and critical operations that might be subject to an attack. If the serial port were the only observable channel, then a few random delay routine calls controlled by a hardware noise source would seem sufficient. However, since attackers can use crosscorrelation techniques to determine in real-time from the current fluctuations the currently executed instruction sequence, almost every instruction becomes an observable reaction, and a few localized delays will not suffice.

We therefore strongly recommend introducing timing randomness at the clock-cycle level. A random bit-sequence generator that is operated with the external clock signal should be used to generate an internal clock signal. This will effectively reduce the clock frequency by a factor of four, but most smartcards anyway reduce internally the 3.5 MHz provided for contact cards and the 13 MHz provided for contact-less cards.

Hardware random bit generators (usually the amplified thermal noise of transistors) are not always

good at producing uniform output statistics at high bit rates, therefore their output should be smoothed with an additional simple pseudo-random bit generator.

The probability that n clock cycles have been executed by a card with a randomized clock signal after c clock cycles have been applied can be described as a binomial distribution:

$$p(n,c) = 2^{-c} \left[\binom{c}{2n} \binom{c}{2n+1} \right]$$

$$\approx \sqrt{\frac{8}{\pi c}} \cdot e^{-\frac{8}{c} \cdot (n-\frac{c}{4})^2} \text{ as } c \to \infty$$

So for instance after we have sent 1000 clock cycles to the smartcard, we can be fairly sure (probability $> 1-10^{-9}$) that between 200 and 300 of them have been executed. This distribution can be used to verify that safety margins for timing-critical algorithms—such as the timely delivery of a pay-TV control word—are met with sufficiently high probability.

Only the clock signals of circuitry such as the serial port and timer need to be supplied directly with the external clock signal, all other processor parts can be driven from the randomized clock.

A lack of switching transients during the inactive periods of the random clock could allow the attacker to reconstruct the internal clock signal from the consumed current. It is therefore essential that the processor shows a characteristic current activity even during the delay phases of the random clock. This can be accomplished by driving the bus with random values or by causing the microcode to perform a write access to an unused RAM location while the processor is inactive.

3.2 Randomized Multithreading

To introduce even more non-determinism into the execution of algorithms, it is conceivable to design a multithreaded processor architecture [19] that schedules the processor by hardware between two or more threads of execution randomly at a perinstruction level. Such a processor would have multiple copies of all registers (accumulator, program counter, instruction register, etc.), and the combinatorial logic would be used in a randomly alternating way to progress the execution state of the threads represented by these respective register sets.

The simple 8-bit microcontrollers of smartcards do not feature pipelines and caches and the entire state is defined only by a very small number of registers that can relatively easily be duplicated. The only other necessary addition would be new machine instructions to fork off the other thread(s) and to synchronize and terminate them. Multithreaded applications could interleave some of the many independent cryptographic operations needed in security protocols. For the remaining time, the auxiliary threads could just perform random encryptions in order to generate an realistic current pattern during the delay periods of the main application.

3.3 Robust Low-frequency Sensor

Bus-observation by e-beam testing becomes much easier when the processor can be clocked with only a few kilohertz, and therefore a low-frequency alarm is commonly found on smartcard processors. However, simple high-pass or low-pass RC elements are not sufficient, because by carefully varying the duty cycle of the clock signal, we can often prevent the activation of such detectors. A good low-frequency sensor must trigger if no clock edge has been seen for longer than some specified time limit (e.g., $0.5~\mu s$). In this case, the processor must not only be reset immediately, but all bus lines and registers also have to be grounded quickly, as otherwise the values on them would remain visible sufficiently long for a voltage-contrast scan.

Even such carefully designed low-frequency detectors can quite easily be disabled by laser cutting or FIB editing the RC element. To prevent such simple tampering, we suggest that an intrinsic self-test be built into the detector. Any attempt to tamper with the sensor should result in the malfunction of the entire processor. We have designed such a circuit that tests the sensor during a required step in the normal reset sequence. External resets are not directly forwarded to the internal reset lines, but only cause an additional frequency divider to reduce the clock signal. This then activates the low-frequency detector, which then activates the internal reset lines, which finally deactivate the divider. The processor has now passed the sensor test and can start normal operation. The processor is designed such that it will not run after a power up without a proper internal reset. A large number of FIB edits would be necessary to make the processor operational without the frequency sensor being active.

Other sensor defenses against invasive attacks should equally be embedded into the normal operation of the processor, or they will easily be circumvented by merely destroying their signal or power supply connections.

3.4 Destruction of Test Circuitry

Microcontroller production has a yield of typically around 95%, so each chip has to be thoroughly tested




Figure 8: The interrupted white line at the bottom of the cavity in this FIB secondary-electron image is a blown polysilicon fuse next to a test pad (MC68HC05SC2x processor).

after production. Test engineers —like microprobing attackers—have to get full access to a complex circuit with a small number of probing needles. They add special test circuitry to each chip, which is usually a parallel/serial converter for direct access to many bus and control lines. This test logic is accessible via small probing pads or multiplexed via the normal I/O pads. On normal microcontrollers, the test circuitry remains fully intact after the test. In smartcard processors, it is common practice to blow polysilicon fuses that disable access to these test circuits (Fig. 8). However, attackers have been able to reconnect these with microprobes or FIB editing, and then simply used the test logic to dump the entire memory content.

Therefore, it is essential that any test circuitry is not only slightly disabled but structurally destroyed by the manufacturer. One approach is to place the test interface for chip n onto the area of chip n+1 on the wafer, such that cutting the wafer into dies severs all its parallel connections. A wafer saw usually removes a 80–200 μ m wide area that often only contains a few process control transistors. Locating essential parts of the test logic in these cut areas would eliminate any possibility that even substantial FIB edits could reactivate it.

3.5 Restricted Program Counter

Abusing the program counter as an address pattern generator significantly simplifies reading out the entire memory via microprobing or e-beam testing.

Separate watchdog counters that reset the processor if no jump, call, or return instruction is executed

for a number of cycles would either require many transistors or are too easily disabled.

Instead, we recommend simply not providing a program counter that can run over the entire address space. A 16-bit program counter can easily be replaced with the combination of a say 7-bit offset counter O and a 16-bit segment register S, such that the accessed address is S + O. Instead of overflowing, the offset counter resets the processor after reaching its maximum value. Every jump, call, or return instruction writes the destination address into S and resets O to zero. The processor will now be completely unable to execute more than 127 bytes of machine code without a jump, and no simple FIB edit will change this. A simple machine-code postprocessor must be used by the programmer to insert jumps to the next address wherever unconditional branches are more than 127 bytes apart.

With the program counter now being unavailable, attackers will next try to increase the number of iterations in software loops that read data arrays from memory to get access to all bytes. This can for instance be achieved with a microprobe that performs a glitch attack directly on a bus-line. Programmers who want to use 16-bit counters in loops should keep this in mind.

3.6 Top-layer Sensor Meshes

Additional metallization layers that form a sensor mesh above the actual circuit and that do not carry any critical signals remain one of the more effective annoyances to microprobing attackers. They are found in a few smartcard CPUs such as the ST16SF48A or in some battery-buffered SRAM security processors such as the DS5002FPM and DS1954.

A sensor mesh in which all paths are continuously monitored for interruptions and short-circuits while power is available prevents laser cutter or selective etching access to the bus lines. Mesh alarms should immediately trigger a countermeasure such as zeroizing the non-volatile memory. In addition, such meshes make the preparation of lower layers more difficult, because since the etch progresses unevenly through them, their pattern remains visible in the layers below and therefore they complicate automatic layout reconstruction. Finally, a mesh on top of a polished oxide layer hides lower layers, which makes navigation on the chip surface for probing and FIB editing more tedious.

The implementations of sensor meshes in fielded products however show a number of quite surprising design flaws that significantly reduce the protection (Fig. 9 and 10). The most significant flaw is




Figure 9: Escape route for imprisoned crypto bits: The ST16SF48A designers generously added this redundant extension of the bus several micrometers beyond the protected mesh area, providing easy probing access.




Figure 10: Every second line is connected to VCC or GND at one end and open at the other. Not all are used to supply lower layers and therefore some can safely be opened with a laser for probing access to the bus lines below.

that a mesh breach will only set a flag in a status register and that zeroization of the memory is left completely to the application software. We noted in Section 2.1.4 that a common read-out technique involves severely disabling the instruction decoder, therefore software checks for invasive attacks are of little use.

A well-designed mesh can make attacks by manual microprobing alone rather difficult, and more sophisticated FIB editing procedures will be required to bypass it. Several techniques can be applied here. The resolution of FIB drilling is much smaller than the mesh line spacings, therefore it is no problem to establish contact through three or more metal layers and make deeply buried signals accessible for micro-




Figure 11: A FIB was used here to drill a fine hole to a bus line through the gap between two sensor mesh lines, refill it with metal, and place a metal cross on top for easy microprobing access.

probing via a platinum or tungsten pad on top of the passivation layer (Fig. 11). Alternatively, it is also possible to etch a larger window into the mesh and then reconnect the loose ends with FIB metal deposits around it.

4 Conclusion

We have presented a basis for understanding the mechanisms that make microcontrollers particularly easy to penetrate. With the restricted program counter, the randomized clock signal, and the tamper-resistant low-frequency sensor, we have shown some selected examples of low-cost countermeasures that we consider to be quite effective against a range of attacks.

There are of course numerous other more obvious countermeasures against some of the commonly used attack techniques which we cannot cover in detail in this overview. Examples are current regulators and noisy loads against current analysis attacks and loosely coupled PLLs and edge barriers against clock glitch attacks. A combination of these together with e-field sensors and randomized clocks or perhaps even multithreading hardware in new processor designs will hopefully make high-speed non-invasive attacks considerably less likely to succeed. Other countermeasures in fielded processors such as light and depassivation sensors have turned out to be of little use as they can be easily bypassed.

We currently see no really effective short-term protection against carefully planned invasive tampering involving focused ion-beam tools. Zeroization mechanisms for erasing secrets when tampering is detected require a continuous power supply that the credit-card form factor does not allow. The attacker can thus safely disable the zeroization mechanism before powering up the processor. Zeroization remains a highly effective tampering protection for larger security modules that can afford to store secrets in battery-backed SRAM (e.g., DS1954 or IBM 4758), but this is not yet feasible for the smartcard package.

5 Acknowledgements

The authors would like to thank Ross Anderson, Simon Moore, Steven Weingart, Matthias Brunner, Gareth Evans and others for useful and highly interesting discussions.

References

- FIPS PUB 140-1: Security Requirements for Cryptographic Modules. National Institute of Standards and Technology, U.S. Department of Commerce, 11 January 1994.
- [2] F. Beck: Integrated Circuit Failure Analysis -A Guide to Preparation Techniques. John Wiley & Sons, 1998.
- [3] T.W. Lee, S.V. Pabbisetty (eds.): Microelectronic Failure Analysis, Desk Reference. 3rd edition, ASM International, Ohio, 1993, ISBN 0-87170-479-X.
- [4] N.H.E. Weste, K. Eshraghian: Principles of CMOS VLSI Design. Addison-Wesley, 1993.
- [5] S.-M. Kang, Y. Leblebici: CMOS Digital Integrated Circuits: Analysis and Design. McGraw-Hill, 1996.
- [6] J. Carter: Microprocessor Architecture and Microprogramming A State-Machine Approach. Prentice-Hall, 1996.
- [7] S.M. Sze: Semiconductor Devices Physics and Technology. John Wiley & Sons, 1985.
- [8] T.R. Corle, G.S. Kino: Confocal Scanning Optical Microscopy and Related Imaging Systems. Academic Press, 1996.
- [9] S. Blythe, et al.: Layout Reconstruction of Complex Silicon Chips. *IEEE Journal of Solid-*State Circuits, 28(2):138-145, February 1993.
- [10] D.P. Maher: Fault Induction Attacks, Tamper Resistance, and Hostile Reverse Engineering

- in Perspective. In R. Hirschfeld (ed.): Financial Cryptography, FC '97, Proceedings, LNCS 1318, pp. 109–121, Springer-Verlag, 1997.
- [11] R.J. Anderson, M.G. Kuhn: Low Cost Attacks on Tamper Resistant Devices. In M. Lomas, et al. (eds.), Security Protocols, 5th International Workshop, LNCS 1361, pp. 125-136, Springer-Verlag, 1997
- [12] R.J. Anderson, M.G. Kuhn: Tamper Resistance a Cautionary Note. In *The Second USENIX Workshop on Electronic Commerce Proceedings*, pp. 1–11, Oakland, California, 18–21 November 1996.
- [13] J.H. Daniel, D.F. Moore, J.F. Walker: Focused Ion Beams for Microfabrication. Engineering Science and Education Journal, pp. 53– 56, April 1998.
- [14] H. P. Feuerbaum: Electron Beam Testing: Methods and Applications. Scanning, 5(1):14– 24, 1982.
- [15] H.J.M. Veendrick: Short-Circuit Dissipation of Static CMOS Circuitry and Its Impact on the Design of Buffer Circuits. *IEEE Journal* of Solid-State Circuits, 19(4):468-473, August 1984.
- [16] D. Boneh, R.A. DeMillo, R.J. Lipton: On the Importance of Checking Cryptographic Protocols for Faults. In Advances in Cryptology - EUROCRYPT '97, LNCS 1233, pp. 37-51, Springer-Verlag, 1997.
- [17] F. Bao, et al.: Breaking Public Key Cryptosystems on Tamper Resistant Devices in the Presence of Transient Faults. In M. Lomas, et al. (eds.), Security Protocols, 5th International Workshop, LNCS 1361, pp. 115-124, Springer-Verlag, 1997.
- [18] M. Joye, J.-J. Quisquater, F. Bao, R. H. Deng: RSA-type Signatures in the Presence of Transient Faults. In Cryptography and Coding, LNCS 1355, pp. 155-160, Springer-Verlag, 1997.
- [19] S.W. Moore: Multithreaded Processor Design. Kluwer Academic Publishers, 1996.

ATELLITE BUSINESS

Val. 8 No. 19

Wednesday ◆ March 13, 2002

©2002 Satellite Business News Inc.

CANAL PLUS, NDS WAGE LEGAL BATTLE OVER SECURITY BREAK

The often secretive world of satellite TV hackers was center stage yesterday, when Vivendi Universal subsidiary Canal Plus filed a lawsuit against News Corp.'s NDS Group, alleging that NDS cracked Canal Plus' conditional access system and then posted the software on an Internet website where it resulted in theft of service on a "massive scale." The web site in question, known as DR7.Com, has long been one of the best-known hacker sites and many hackers credit the site with being the first to sell an inexpensive hack several years ago of EchoStar Communications' system. However, as pressure mounted on some Canadian hackers several years ago, that site stopped overtly selling hacking devices. In its lawsuit, Canal Plus alleges that the security break of its system developed by NDS resulted in more than \$1 billion in lost revenue since the hack was posted on the hacker website in March 1999, "Competition should be about fair contests for customers, not 'cloak and dagger' operations aimed at undermining a competitor's products and services," Canal Plus said in a statement.

But several sources said yesterday that they credit a well-known hacker based in Quebec, who goes by the acronym "PGM," with posting in 1997 the first break of the Canal Plus conditional access system that is the subject of the lawsuit. That same hacker is also credited by many with developing one of the first emulator boards for second generation (known as "H or P2") DirecTv access cards, hackers said. Several hackers also noted that devices to steal from European services which use Canal Plus security systems have been widely and openly available for years in Europe—where falling satellite signals, small national boundaries, and conflicting laws have often made theft of satellite services national pastimes.

. See Canal Plus, page 2

NAB SLAMS ECHOSTAR ON MUST-CARRY STANCE IN SUPREME COURT APPEAL

WASHINGTON—A statement in EchoStar Communications and the Satellite Broadcasting and Communications Association's Supreme Court appeal on the must-carry rules that EchoStar will not carry every local station in every market if satellite TV wins the case drew more criticism from the already highly skeptical National Association of Broadcasters. The brief submitted to the Supreme Court asking for an appeal of an appeals court verdict upholding the rules Indicates that EchoStar and DirecTv's promise to carry all local stations if their merger is approved has at least one string attached. "The merged entity does not intend to carry all channels in every market unless the [must-carry decision] is upheld," the brief said. NAB spokesman Dennis Wharton called the all local stations promise "cynical," adding: "When it comes to Charlie [Ergen], we like the old Ronald Reagan line: 'Trust, but verify." The statement in the Supreme Court appeal does not contradict the DBS firms promise, EchoStar spokesman Marc Lumpkin maintained. "We still intend to offer locals in all 210 markets," Lumpkin said. However, he said, Ergen has long contended that forcing satellite TV services to carry duplicative stations such as home shopping channels is unconstitutional. "Why should we carry 200 of the same home shopping channel when we carry one national channel?" Lumpkin said.

Finally, one package that takes variety and choice to a new level.

TO THE THE THE STREET STREET STREET

SATELLITE BUSINESS NEWS'

Wednesday ◆ March 13, 2002 ◆ Page 2

COURT ALLOWS DIRECTV TO CHANGE DEALER CONTRACTS

After a brief delay, DirecTv is free to go ahead with planned changes to its retailer agreements. During a hearing Friday, a California Superior Count judge in Los Angeles declined to extend a temporary restraining order a group of retailers had won as part of a larger class.

FAX YOUR NEWS TO: FAXUPDATE 202-785-0201 or Call 202-785-0505 TO SUBSCRIBE CALL: 800-783-0606

action lawsuit they filed against DirecTv over its chargeback policies. The judge said there was not sufficient reason to institute, a longer injunction while the class action lawsuit is illigated. "We are pleased but not surprised by the judge's ruling and we look forward to a hearing on our motion for dismissal of the class action case on March 26," DirecTv said in a statement. DirecTv said it hopes to take the dealers' grievances to arbitration, "As we've said before, this is nothing more than a transparent attempt by the plaintiffs' lawyers to leverage a settlement in advance of the proposed merger with a promise of a substantial payday for themselves," DirecTv added. In a statement, the retailers' attorney noted the judge made several suggestions to DirecTv during a hearing last week, including that the DBS service make its communications with retailers more easily understood.

ECHOSTAR WEBSITE STIRS UP SUPPORT FOR DIRECTV PURCHASE

WASHINGTON—On the heels of EchoStar Communications Chairman Charile Ergen urging them to do so, subscribers and retailers filed several hundred new letters at the FCC supporting EchoStar's planned purchase of DirecTv. As reported, Ergen promoted a new website in an uplink lest week that enables subscribers and retailers to send comments directly to the FCC. The website allows subscribers to compose their own letters, though almost all of the submissions have instead signed their names to a pre-written letter of support drafted by EchoStar, which are then individually submitted, electronically, to the FCC. The form letter touts EchoStar's and DirecTv's spin on the benefits from the deal, stating "the combined company will be a much stronger competitor to cable." In addition, Onio State Senator Lany Mumper (R) sent a letter of support for the deal. "My district is comprised of mostly rural areas that would benefit immensely from the EchoStar and DirecTv merger," he said. Meanwhile, the National Rural Telecommunications Cooperative yesterday praised the National Rural Electric Cooperative Association for passing a resolution opposing the DBS combination. Canal Plus, continued from page 1

NDS President Abe Peled said in a statement yesterday that Canal Plus' allegations are "outrageous and baseless." The blame for Canal Plus' extensive piracy problem "Is due solely to the inferior nature of Canal Plus' conditional access technology, the failure of it business plan to contain measures to protect against piracy, and its failure to deal with piracy once it began," Peled said in the statement." Though it has not been served with the complaint, NDS said it plans to countersue Canal Plus. NDS also contended Canal Plus "has been trying (without success) to hire away the very employee they claim gave their code" to the hacker site.

Many hackers said yesterday there were actually insulted that Canal Plus claimed they needed NDS or any other firms' help in breaking any DBS security system now on the market. Several industry executives who agreed with that assessment also suggested that there may be other corporate agendas at play, with a number noting that Vivendi had recently become an equity partner in EchoStar. Monday's lawsuit, combined with the recent lawsuit that, as Satellite Business News exclusively reported, Hughes Electronic's DirecTv unit filed against NDS, which NDS quickly and quietly settled, and EchoStar's pending acquisition, had some wondering yesterday whether the once murky world of satellite TV hacking was about to become a very visible weapon in the continuing battles among and between some of the media-worlds most well-known companies. Ironically, the very hacker web site Canal Plus cited in its lawsuit is now running a streaming video of DirecTv's instructional video on its on-again, off-again new security card swap.

GET READY TO SCREAM WITH LAUGHTER

FISHER PIXAR
FISHER PIXAR
FISHER PIXAR
FISHER PIXAR



				_	-
Name	Modified	Size	Ratio	Packed	Path
3macsBeta1.zip	12/04/1998 11:02 PM	123,917	0%	123,746	
MacSmart102.zip	12/04/1998 11:02 PM	97,989	0%	97,833	
MacTalk102.zip	12/04/1998 11:02 PM	97,133	0%	96,982	
MacLog104.zip	12/04/1998 11:01 PM	88,551	0%	88,488	
iso7816.txt	12/04/1998 11:17 PM	58,297	74%	15,116	
3macs_source.zip	12/04/1998 11:02 PM	54,003	4%	52,058	
maclog_source.zip	12/04/1998 11:00 PM	52,546	4%	50,583	
macsmart_source.zip	12/04/1998 11:01 PM	52,515	4%	50,435	
mactalk_source.zip	12/04/1998 11:01 PM	49,220	4%	47,279	
dvb.txt	12/04/1998 11:19 PM	48,118	65%	17,038	
sea-pass.gif	12/04/1998 11:04 PM	25,757	2%	25,303	
seca_system.jpg	12/04/1998 11:17 PM	20,347	10%	18,369	
channel2.htm	12/04/1998 11:12 PM	18,417	86%	2,517	
3macs.gif	12/04/1998 11:01 PM	17,486	0%	17,428	
exptextb.jpg	12/04/1998 11:31 PM	15,776	11%	13,976	
macsmart.gif	12/04/1998 11:01 PM	15,631	0%	15,592	
mactalk.gif	12/04/1998 11:01 PM	12,409	0%	12,388	
faq.htm	12/04/1998 11:40 PM	12,146	64%	4,317	
canal52.gif	12/04/1998 11:14 PM	10,713	1%	10,589	
Canal42.gif	12/04/1998 11:12 PM	9,593	1%	9,480	
ins0x3c.htm	12/04/1998 11:27 PM	9,351	74%	2,478	
ins0x40.htm	12/04/1998 11:26 PM	8,883	68%	2,880	
glos1.htm	12/04/1998 11:20 PM	8,522	58%	3,566	
canal2.JPG	12/04/1998 11:10 PM	8,405	8%	7,762	
canalsat.gif	12/04/1998 11:12 PM	8,260	2%	8,108	
ins0x32.htm	12/04/1998 11:24 PM	8,188	66%	2,791	
channel5.htm	12/04/1998 11:14 PM	8,187	75%	2,086	
Canal41.gif	12/04/1998 11:11 PM	8,150	1%	8,071	
smartcards.htm	12/04/1998 11:15 PM	8,034	60%	3,220	
dpiu.gif	12/04/1998 11:14 PM	7,357	1%	7,310	
channel6.htm	12/04/1998 11:14 PM	7,090	74%	1,813	
seca2.htm	12/04/1998 11:38 PM	6,780	68%	2,162	
new1.htm	12/04/1998 11:16 PM	6,345	60%	2,555	
new.htm	12/04/1998 10:59 PM	6,341	60%	2,552	
Sony_ts2.txt	12/04/1998 11:09 PM	6,114	57%	2,627	
channel1.htm	12/04/1998 11:10 PM	5,753	67%	1,913	
setup.htm	12/04/1998 11:03 PM	5,722	57%	2,451	
downloads.htm	12/04/1998 10:59 PM	5,576	57%	2,413	
secacommands.htm	12/04/1998 11:17 PM	5,446	58%	2,283	
ins0x12.htm	12/04/1998 11:25 PM	5,259	60%	2,128	
ppv.htm	12/04/1998 11:26 PM	5,221	64%	1,865	
seca3.htm	12/04/1998 11:30 PM	5,006	63%	1,873	
seca4.htm	12/04/1998 11:31 PM	5,002	66%	1,697	
seca1.htm	12/04/1998 11:24 PM	4,912	63%	1,813	
secapers.htm	12/04/1998 11:17 PM	4,046	57%	1,739	
philips.htm	12/04/1998 11:06 PM	3,972	51%	1,929	
dpiu1.gif	12/04/1998 11:14 PM	3,739	3%	3,631	
ins0x34.htm	12/04/1998 11:32 PM	3,282	61%	1,290	
index.htm	12/05/1998 9:06 PM	2,880	46%	1,567	
comparison.htm	12/04/1998 11:37 PM	2,832	61%	1,092	
seca.htm	12/04/1998 11:15 PM	2,775	54%	1,281	
ins0x16.htm	12/04/1998 11:25 PM	2,761	52%	1,332	
ins0x3a.htm	12/04/1998 11:28 PM	2,646	52%	1,278	
		-		-	

Name	Modified	Size	Ratio	Packed	Path
channel4.htm	12/04/1998 11:12 PM	2,454	49%	1,240	
ins0x0e.htm	12/04/1998 11:22 PM	2,349	50%	1,163	
channelbundle.htm	12/04/1998 11:27 PM	2,346	49%	1,198	
litend.htm	12/04/1998 11:23 PM	2,225	49%	1,139	
providers.htm	12/04/1998 11:10 PM	2,173	51%	1,056	
dateformat.htm	12/04/1998 11:27 PM	2,055	49%	1,057	
channel3.htm	12/04/1998 11:13 PM	2,003	49%	1,031	
atr.htm	12/04/1998 11:22 PM	1,838	47%	974	
geocities.gif	12/05/1998 9:06 PM	1,761	9%	1,603	
Philips.txt	12/04/1998 11:09 PM	1,177	39%	716	
63 file(s)		1,093,782	20%	874,250	

New Oct 11, 1998

EeoCities

Just one more thing:-) Think of it as a "goodbye gift":

- · All source code now available for download.
- · New tool called 3Macs which was under development and will now remain in beta stage.

Don't mail me for bugs or anything like that. I'm not supporting any of these programs anymore. You got the source code to remove possible bugs, which is a lot easier than patching binary code:-)

New Oct 9, 1998

Site put in "hibernation". I simply do not have the time anymore, feel free to continue the work:-) For the moment I'm still reachable via macdouf@geocities.com or macdouf@usa.net. The latter address has proven to be very usefull when the provider takes down the site, so remember it...

I would like to thank all the people that helped in examining the different SECA systems: without them this site wouldn't have grown to the SECA information base it is now. Of course it is far from complete but it will remain a good starting base for people out there wanting to study the MediaGuard system or even Condition Access Systems in general. I hope I started some people off, now and in the future.

Logging off, Macdouf

New Sept 19, 1998

Updated/added: provider D+/Telepiu.

Fixed a typo in the decoder startup sequence of CSN (ins C1 32 00 00 0D).

Major update of the FAQ. People interested in "fooling" SECA can get some answers there.

New Sept 15, 1998

Updated/added: provider <u>D+/Telepiu</u>, <u>SECA in Practice D+/Telepiu</u>.

New Sept 13, 1998

Added: a bit of info on D+/Telepiu.

Moved back to GeoCities (temporary) with Eurosat having some problems:-(

New Sept 8, 1998

Updated/added: SECA instructions 0x30, 0x32 PPV option 3, 0x3C, PPV scenarios.

New August 29 1998

Updated/added: Hardware, SECA instructions 0x32, 0x34, 0x3C, all SECA in practice providers.

New August 25 1998

Updated/added: Hardware, SECA instruction 0x40, provider CSN.

New August 22 1998

Updated/added: Providers, ATR, SECA in Practice, FAQ.

New August 20 1998

file://L:\NDS_01%20[Canal]\Seca\seca_hack\new.htm

What's new

Page 2 of 2

Updated/added: Providers, PPV, SECA.

New August 18 1998

Moved entire site to www.eurosat.com/macdouf!! Updated the Three Mac's.

New August 15 1998

Adapted the providers section a little bit. Need more input on the <u>providers!!</u> Got someone looking at CSN and CDV but not at the other ones.

New August 9 1998

Redesign and refresh of entire site.

New August 6 1998

Updated all three Mac's. Fixed several bugs, some of which were pretty #%\$@\$!!

New August 1 1998

Release of the three Mac's! Or at least of the two remaining ones:) See download section for these nice tools.

Added FAQ.

New July 28 1998

A most generous person sent me scanned picture of a smartcard from the French CanalSatellite system.

New version of MacLog (v 1.01). See download section.

New July 26 1998

First public release of a basic logger. See download section for MacLog.

Some pretty damn nice new info on the 0x40 instructions. (although not much yet...)

New July 25 1998

Update information about some SECA instructions. Date format is now known.

The Case for Litigation

Wilson Sonsini's litigation group struggles to grow in a corporate culture

By Renee Deger The Recorder March 28, 2002

Last fall, partner Robert Feldman staged a beer bash for the litigation associates at Wilson Sonsini Goodrich & Rosati and invited firm Chairman Larry Sonsini.

For many of the roughly 120 litigation associates, it was the first time they had seen Sonsini in the litigation group's digs on California Street, located behind Wilson's main Palo Alto headquarters on Page Mill Road.

Feldman, the group's chairman, welcomed the newly arrived first-year associates and launched into a litany of the big cases each of the partners was working on before turning over the floor to Sonsini.

The event, and Sonsini's appearance, was meant to be a morale boost for the associates, but the result may have been something different.

"Larry made some comment that the artwork was better over here [than in the main group. Photo: Jason Doiy building], as if he'd never seen it," said one mid-level litigation associate, who spoke on the condition of anonymity. "It was pretty clear [the party] was a message to Larry that the litigation partners were working hard."

Several partner defections over the past year underscore the turbulence in Wilson's litigation group just as other firms, especially big national firms, are offering litigators opportunities to build new litigation practices for comparable pay.

At Wilson, corporate lawyers outnumber litigators by nearly 3 to 1. And as a group, litigation is shrinking. The firm has lost eight litigation partners in the past 12 months -- roughly 18 percent of the partners in the group -- and most of them went to other firms. Conversely, when Wilson was bleeding corporate partners during the Internet boom years, it was losing them to in-house jobs with lucrative stock options packages.



A CASE FOR PLANNING: "We take into account market factors and place value on areas of strategic market importance for the managing partner of Wilson Photo: Andreas Hylthen

Departing litigation partners have gone to Howard, Rice, Nemerovski, Canady, Falk & Rabkin in San Francisco and the Valley offices of Seattle's Perkins Coie and Chicago's McDermott, Will & Emery.

OPEN-MINDED: "It would

said Robert Feldman,

be a stupid business plan to

ignore our corporate clients, and it would be just as dumb to limit ourselves to them,'

chairman of Wilson Sonsini Goodrich & Rosati's litigation

Former and current litigators at Wilson say the firm's emphasis on big-ticket patent disputes and securities litigation is too narrow to interest associates, the group is overly dependent on the corporate partners to drum up business, and Feldman can firm," said Donna Petkanics, be a difficult and unfair manager.

Sonsiňi Goodrich & Rosati's "The flow of work from corporate was determined by relationships, and if you didn't have a relationship with corporate partners, you were dependent on Bob [Feldman]," said one former partner, who spoke on the condition of anonymity.

A former associate, who also spoke on the condition of anonymity, said "The corporate people really do view it as their firm; [they] view the litigation department as a service department."

Wilson's 150 litigators make up just 21 percent of Wilson's 703 lawyers, though they generate about 25 percent of the firm's revenues. And that revenue percentage has been climbing in recent years. For one thing, the firm's client base has matured and been embroiled in more disputes. And during the past two years, the demand for corporate work has been soft.

For old-line San Francisco firms and tech firms with a large stable of litigators, like Brobeck, Phleger & Harrison, litigation has been a saving grace since the economy started to spiral and corporate work dried up.

For his part, Feldman said he exerts little or no power over the other litigation partners and his job as chairman of the group is difficult to define beyond delegating the day-to-day responsibilities.

"I'm a spokesperson for the department inside the firm and outside the firm," Feldman said. "I communicate with firm committees on behalf of the litigation department, mostly informally and when someone sees a problem they think needs fixing."

As for personal criticism, Feldman said, "We've been trying to reward the key contributors, and some people have obviously disagreed with some decisions."

There's evidence to suggest that Feldman's "cheerleading," as he calls it, has made inroads to earning recognition for litigators.

As Wilson divvied up the profits for 2001, litigators were among the partners with the biggest bumps. Wilson awards each partner a number of points, and each share of year-end profits is determined by both the number and the value of the points.

One senior Wilson litigator said the firm's intellectual property litigators consistently got the largest increases in their points awards, with one young partner getting a 25 percent bump and another getting a 12 percent bump.

And as Wilson was doling out the associate bonuses, the firm announced it was rethinking its quarterly productivity bonus program. Because litigation associates are still busily billing, partners in the group lobbied to reinstate the bonus program, which awards a cash bonus to associates with unusually high billables in a given quarter.

Donna Petkanics, managing partner of Wilson's operations, would not comment on specific compensation issues, but said that generally, "we take into account market factors and place value on areas of strategic market importance for the firm."

As for whether the litigation group exists to service the firm's corporate clients, Petkanics said the firm's lawyers are encouraged to drum up work consistent with the firm's strategy regardless of whether the companies are corporate clients.

When it comes to litigation, the firm's primary growth areas are securities litigation and intellectual property and patent disputes. Wilson's litigators have carved a safe niche for securities work, and the firm defends a number of companies that aren't corporate clients. But Wilson has yet to become a go-to firm when it comes to lucrative patent fights.

"There are quality litigators in the group," said Edward Reines, a Weil, Gotshal & Manges litigator in Silicon Valley, "but they have traditionally not been seen as a destination for patent litigation work from clients who don't otherwise have a relationship with the firm."

A big win in December may help change that perception. Wilson represented Broadcom Corp. and Via Technologies Inc. in a patent suit filed against them by Intel Corp. Neither company had been a corporate client prior to the litigation.

Since winning the case, the firm's defense litigators have been called in two other big-ticket matters, Eastman Kodak Co. v. Sun Microsystems Inc., in New York, and McData Corp. v. Brocade Communications Systems, in Colorado.

Both Brocade and Sun have been longtime Wilson corporate clients, but partner Michael Barclay credits the victory against Intel for helping the firm score the litigation from Sun, which had been using other firms for its patent disputes.

At least one major case suggests the momentum was building already for Wilson's litigation group. Last fall, the Paris-based Groupe Canal+ tapped Wilson to prepare a lawsuit against News Corp.'s NDS Group Plc. The suit, *Groupe Canal+ v. NDS Group Plc*, which alleges NDS helped in the counterfeiting of satellite-TV smart cards, was filed March 12 in San Jose.

The firm's growing emphasis on patent litigation has produced some tension, however. Kenneth Wilson, who left Wilson last year for Perkins Coie, said his practice wasn't always a fit with the firm's strategic goals.

"The practice was going more toward the big, highly leveraged cases and there was a lot of encouragement to focus on those types of cases," Wilson said, "and here, I take what's interesting."

Feldman downplays the idea that Wilson has to choose whether to cater to corporate clients or to bag new ones through litigation.

"It would be a stupid business plan to ignore our corporate clients, and it would be just as dumb to limit ourselves to them," Feldman said.

Still, associates like a broader range of litigation because it increases their chances of working in a courtroom.

Feldman said he is negotiating with one large, non-tech company to send along its smallest disputes expressly so Wilson's junior associates get a shot at more time in the courtroom.

The litigator said Wilson is also enabling its associates to work three-month rotations at the Santa Clara district attorney's office to give them broader exposure to criminal matters.

"The principal challenge here has always been to attract and retain the brightest lawyers in the country," Feldman said. "Our success will be measured by how we do that."

© 2002 law.com Inc. © 1999-2002 NLP IP Company,